We are looking at using this one: https://github.com/SRI-CSL/l3riscv
I haven't reviewed it yet, it might not contain much of privileged mode yet.
Cheers,
Gerwin
On 14 Mar 2018, at 12:14, George Hansel
Yes, RISC-V specs are high on my priorities. I’ll actually participate in some of the working groups.
Gernot
On 8 Mar 2018, at 05:00, Kelly Dean
mailto:kelly@prtime.org> wrote: The RISC-V privileged ISA is not yet finalized. Have the seL4 developers reviewed the draft [1], in case they might have any recommendations for improvement?
For example, just last year a blunder (H-mode) was removed from the draft per a proposal [2] on the mailing list.
Finalization is planned for this year. Speak now or forever hold your peace.
The first public draft of the memory consistency model [3] was also released just last December.
And platform standardization, especially the IOMMU, is in progress.
[1] https://content.riscv.org/wp-content/uploads/2017/05/riscv-privileged-v1.10.... [2] https://groups.google.com/a/groups.riscv.org/forum/#!msg/isa-dev/SfEDPLU0NU4... [3] https://groups.google.com/a/groups.riscv.org/forum/#!topic/isa-dev/hKywNHBkA...
_______________________________________________ Devel mailing list Devel@sel4.systemsmailto:Devel@sel4.systems https://sel4.systems/lists/listinfo/devel
Devel mailing list Devel@sel4.systemsmailto:Devel@sel4.systems https://sel4.systems/lists/listinfo/devel
-- cmr http://octayn.net/ +16038524272tel:%2B16038524272 _______________________________________________ Devel mailing list Devel@sel4.systemsmailto:Devel@sel4.systems https://sel4.systems/lists/listinfo/devel -- Sent by an Internet _______________________________________________ Devel mailing list Devel@sel4.systemsmailto:Devel@sel4.systems https://sel4.systems/lists/listinfo/devel _______________________________________________ Devel mailing list Devel@sel4.systemsmailto:Devel@sel4.systems https://sel4.systems/lists/listinfo/devel